

University of Wisconsin

















The model of micro-execution

capture both program and processor constraints

Four metrics:

- criticality
- slack
- execution modes
- cost

























### Outline

The model of micro-execution

capture both program and processor constraints

Four metrics:

- · criticality
- slack
- execution modes
- cost



mechanism	policy:	current	better
000 execution	how to schedule?	oldest first	critical first
prediction and speculation	when to speculate?	on each prediction	only critical
non-blocking caches	how to serve mem requests?	FIFO	critical first
pre-fetch, pre-execute	what to prefetch?	all misses	prefetch critical



### Prediction: why hard?

Three steps:

- observe the microexecution **P** hard!
   measuring edge latencies is intrusive
- analyze to find critical path **b** hard!
  graph too large to buffer
  - and topological sort too complex
- 3. store prediction for later use  $\mathbf{p}$  easy!
  - store in table indexed by PC

Implementing last-arrive edges Observe events within the machine				
IF     IF     IF     IF       IF     IF     IF     IF       IF     IF     IF       IF     IF     IF	Image: Description         Image:			
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	© © © © © © © © © ⊖ © © © E→C if commit C→C otherwise pointer is delayed			































# Outline

The model of micro-execution

capture both program and processor constraints

### Four metrics:

- criticality
- slack
- · execution modes
- cost

### Beyond criticality

- Slack (definition): number of cycles an instruction can be slowed down before it becomes critical.
- Slack is prevalent: 75% dynamic instructions can be delayed by at least 5 cycles without impact on performance (no slow down)

#### · How to compute slack?

- in simulator
- in hardware

### Experiments

#### • Power-aware machine:

- two clusters:
  - fast: full frequencyslow: half frequency (consumes ¼ power)
  - . .
- · three non-uniformities

1. 2.

- 3.
- results:
  - 3% within performance of two fast clusters
  - existing techniques: 10% slowdown

# Why is slack useful?

#### Non-uniform machines

- · resources at multiple levels of quality
- · to deal with technological constraints
- to save power: slow/fast clusters of ALUs
  wire delay: some caches further away
- Problem boils down to controlling nonuniform machines
  - goal: hide the (longer) latency of low-quality resources
  - can do this with slack

### Outline

The model of micro-execution

· capture both program and processor constraints

#### Four metrics:

- criticality
- slack
- execution modes
- cost

#### How to compute slack?

#### On the graph

two-pass topological sort

### · In the processor

- *delay and observe:* by reduction to criticality analysis
  - delay instruction *i* by *n* cycles
  - if *i* is not critical,
  - then *i* did have at least *n* cycles of slack.

### Reconfigurable machines

- Imagine that, to save power, you can dynamically:
  - 1. turn on/off some ALUs
  - 2. change their frequency

Problem: how to adapt the machine configuration to the program needs?

### Outline

The model of micro-execution

capture both program and processor constraints

#### Four metrics:

- criticality
- slack
- execution modes
- cost

# Effect of CP scheduling on future designs? **1) Cluster the machine:** • 8-way machine split into 1, 2, 4 clusters • as in the previous experiment **2) Enlarge scheduling window:** • 4 cluster x 2-way machine • vary the window size in each cluster



#### 3) Add clusters:

each cluster is 2-way, 64 -entry window

### Finally, the quantitative approach

- All boils down to computing a cost of instruction:
  - can easily compute from the graph, if the graph is available (in the simulator)
  - can compute in hardware? a new version of the randomized algorithm?

### This talk is about:

#### Making processors smarter

- a modern processor: strong body, weak mind
- example: can execute instructions out of order, but does so without considering instruction cost

#### Making smarter = teach how to find bottlenecks

- instructions whose latency hurts
- resources whose contention hurts

#### I will show how to

- find bottlenecks (at run-time, with simple hardware), and
- <u>alleviate</u> them (using existing resources, retrofitting)

### The future

#### Superscalar complexity haunts

- · not only circuit designers
- and verification engineers
- · but also performance engineers
- · and hence also architects themselves

### Critical-path instruction processing helps

- · understand performance complexity
- · and hence also
  - $\boldsymbol{\cdot}$  exploit better existing designs
  - lead to simpler designs

# Our solution:

#### **Critical-Path Instruction Processing**

- · critical-path analysis of μ-exe performance
- · critical-path prediction
- · critical-path hardware optimizations











