The Design Goals

• 5 GHz feedback divider; 2 GHz reference divider

• Dual-modulus (¸N or ¸(N+1)) fractional synthesis

• N-divide ratios from 12 to 16383

• Adjustable charge-pump gain from

• Charge-pump noise blanking

• Programmable phase-detector offset

• 1 W power consumption

Previous slide

Next slide

Back to first slide

View graphic version