


CSEP 548: Computer Systems Architecture

Xbox One, Hololens, Raspberry Pi3


Spring 2017

Luis Ceze (Instructor)


XBox One



The XBox-One SoC: 5B transistors!



XBox GPU



Audio and RGBD Camera System







Figure 5. Audio processors. These processors support applications and system services with multiple work queues. Collectively, they are the equivalent of two CPU cores dedicated to audio processing.



Hololens



Hololens SoC



HPU

HPU (Holographic Processing Unit): Chip Plot

- TSMC 28nm HPC
- Logic Gates: ~65M
- SRAM : ~8 MB
- Package:
 - 12mm x 12mm BGA
 - 0.4 mm pitch
- DRAM package
 - 1GB LPDDR3
 - 0.4 mm pitch



HPU: Architecture


- Sensor aggregator with environment and gesture processing
- Computed output is very compact, e.g. fully processed pose data to Host SOC
- 24 Tensilica DSP cores with custom TIE instructions
 - "Tensilica Instruction Extensions" allows new instructions to be added directly to the ISA
- Flexible DMA and fixed-function accelerators
 - Stand-alone accelerators, as well as
 - Accelerators tightly coupled with the DSPs
- Algorithms accelerated up to 200x over pure SW implementation
- Low power (less power budget than Host SOC)

HPU Design


HPU: Design Choices

- Several different algorithms with varying maturity, math, branching and memory access patterns
- For future proofing, compute cores needed to be no more than 50% utilized
- Guaranteed latency and duty cycle requirements on processing
- No one-size-fits-all solution particularly within power constraint
- Analyzed (and rejected):
 - Host SOC CPU/GPU partitioning
 - Arrays of traditional CPUs
 - Commercial ISPs
- Settled on hybrid approach utilizing programmable elements where possible and hardware acceleration
 - Minimize number of unique blocks


HPU: Co-Design Process



Display



Raspberry Pi 3



Specifications

Processor

Broadcom BCM2387 chipset.

1.2GHz Quad-Core ARM Cortex-A53


802.11 b/g/n Wireless LAN and Bluetooth 4.1 (Bluetooth Classic and LE)

GPU


Dual Core VideoCore IV® Multimedia Co-Processor. Provides Open GL ES 2.0, hardware-accelerated OpenVG, and 1080p30 H.264 high-profile decode.

Capable of 1Gpixel/s, 1.5Gtexel/s or 24GFLOPs with texture filtering and DMA infrastructure

Raspberry Pi SoC



ARM A-53



The Cortex-A53 processor implements the ARMv8-A architecture. This includes:

- Support for both AArch32 and AArch64 Execution states.
- Support for all exception levels, EL0, EL1, EL2, and EL3, in each execution state.
- The A32 instruction set, previously called the ARM instruction set.
- The T32 instruction set, previously called the Thumb instruction set.
- The A64 instruction set.

The Cortex-A53 processor supports the following architecture extensions:

- Optional Advanced SIMD and Floating-point Extension for integer and floating-point vector operations.
 - **Note** —
 - The Advanced SIMD architecture, its associated implementations, and supporting software, are commonly referred to as NEON technology.
 - To perform floating-point operations, you must implement the Advanced SIMD and Floating-point Extension. There is no software API library for floating-point in the ARMv8-A architecture.
 - You cannot implement floating-point without Advanced SIMD.

- Optional ARMv8 Cryptography Extensions.

— **Note** —

You cannot implement the Cryptography Extensions without Advanced SIMD and Floating-point.

The Cortex-A53 processor includes the following features:

- Full implementation of the ARMv8-A architecture instruction set with the architecture options listed in [ARM architecture on page 1-3](#).
- In-order pipeline with symmetric dual-issue of most instructions.
- Harvard *Level 1* (L1) memory system with a *Memory Management Unit* (MMU).
- *Level 2* (L2) memory system providing cluster memory coherency, optionally including an L2 cache.

Living Computer Museum

Vintage Computers

Microcomputer Minicomputer
Mainframe

Stored program
Caches
Multithreading
GUI/GPU
Separate I/D cache
Dynamic scheduling etc...
NVRAM (!)
Cooling?

Microcomputer



MICROCOMPUTER
Gateway 2000 4DX-33
Introduced in 1999

Gateway, a personal computer manufacturer based in Iowa, copied Dell's successful direct-to-consumer business model. The 4DX-33 was built around an Intel 486 chip.

MICROCOMPUTER
Microsoft PaintSense
Introduced in 2007

When introduced, the Microsoft PaintSense—then called Microsoft Surface—grabbed attention with its multi-touch interface, as well as its ability to recognize objects placed on its surface.

Mainframe
Believe the experience of "big iron" in our climate-controlled computer room, home to our mainframe computers and our CDC 6600—a supercomputer introduced in 1967.



MAINFRAME
CDC 6600
Introduced in 1967

Control Data Corporation (CDC) provided the United States government with the fastest computers in the world during the Cold War. This included the CDC 6600, the third supercomputer in the 6000 series. It was designed by legendary computer architect Seymour Cray, the "father of supercomputing."



MAINFRAME
Xerox Sigma 9
Introduced in 1971

In 1969, Xerox purchased a small but successful company, Scientific Data Systems, to become the nucleus of their new computer division. Xerox Data Systems saw limited success and was ultimately sold to Honeywell in 1975 at a significant loss.



MAINFRAME
DEC PDP-10 KI-10
(DECsystem-10)
Introduced in 1971

The DECsystem-10 (KI-10) was the second model of the PDP-10 family of computers.

Unlike computers from larger companies the IBM and Burroughs, which were designed for batch-oriented data processing, these were designed as time-sharing systems for interactive computing.



MAINFRAME
DEC PDP-10 KI-10
(DECsystem-20)
Introduced in 1974

The KI-10 was a new implementation of the PDP-10 architecture, intended for high-end time-sharing in data centers.

Its TOPS-20 operating system provided demand-paged virtual memory, which allows programs to be larger than the physical memory of the system.



MAINFRAME
IBM 4341
Introduced in 1979

The IBM 4341 was introduced as an intermediate business-oriented machine. Compatible with the System/370 instruction set, its modest power and cooling requirements meant it could operate without a cold room environment.



MAINFRAME
XKL TOAD-1 System
Introduced in 1995

The Toad-1 System was an extended version of the DECsystem-20 from Digital Equipment Corporation. The original inspiration was to build a desktop version of the popular PDP-10 architecture; indeed, the name began as an acronym for "Ten on a Desk."



MAINFRAME
XKL TOAD-2 System
Introduced in 2005

The Toad-2 is a single chip implementation of Toad-1 and was used as redundant control processors in networking equipment from XKL. It can be configured for a TOPS-20 time-sharing operation, as demonstrated here at the museum.

Pick a machine, do a bit of research on key architecture/business innovation(s). Write and/or run a piece of code. Take picture of output 😊.